Skip to content

Verilog Pro

  • Home
  • All Posts
    • Verilog
    • SystemVerilog
    • Design
    • Semiconductor Industry
  • Resources
  • About
  • Privacy Policy

Chiplet

How Chiplets Assemble Into the Most Advanced SoCs

September 29, 2022September 28, 2022 by Jason Yu

Chiplet based SoC designs have become mainstream in high end SoCs. This article explores technologies used to build chiplet designs.

Share this:

  • Share on LinkedIn (Opens in new window) LinkedIn
  • Share on X (Opens in new window) X
  • Share on Facebook (Opens in new window) Facebook
  • Email a link to a friend (Opens in new window) Email
  • Print (Opens in new window) Print
Categories Semiconductor Industry Tags Chiplet Leave a comment

Bonus Download

Get the top 4 Verilog and SystemVerilog papers that shaped how I code RTL today!

Surprising fact: only 1 paper is about state machine coding

    Answer

    Recent Posts

    • How Chiplets Assemble Into the Most Advanced SoCs
    • Verilog Module for Design and Testbench
    • Verilog Always Block for RTL Modeling

    Top Posts

    • SystemVerilog always_comb, always_ff. New and Improved.
    • Verilog reg, Verilog wire, SystemVerilog logic. What's the difference?
    • Verilog twins: case, casez, casex. Which Should I Use?
    • SystemVerilog Arrays, Flexible and Synthesizable
    • SystemVerilog Struct and Union - for Designers too
    © 2026 Verilog Pro • Built with GeneratePress