Skip to content

Verilog Pro

  • Home
  • All Posts
    • Verilog
    • SystemVerilog
    • Design
    • Semiconductor Industry
  • Resources
  • About
  • Privacy Policy

Design Category Posts

A listing of posts under the Design category.

Design

  • Verilog Module for Design and Testbench
  • Verilog Always Block for RTL Modeling
  • Verilog Generate Configurable RTL Designs
  • SystemVerilog Struct and Union – for Designers too
  • Clock Domain Crossing Design – Part 3
  • Clock Domain Crossing Design – Part 2
  • Clock Domain Crossing Design – 3 Part Series
  • Dual-Clock Asynchronous FIFO in SystemVerilog

Bonus Download

Get the top 4 Verilog and SystemVerilog papers that shaped how I code RTL today!

Surprising fact: only 1 paper is about state machine coding

    Answer

    Recent Posts

    • How Chiplets Assemble Into the Most Advanced SoCs
    • Verilog Module for Design and Testbench
    • Verilog Always Block for RTL Modeling

    Top Posts

    • SystemVerilog always_comb, always_ff. New and Improved.
    • Verilog reg, Verilog wire, SystemVerilog logic. What's the difference?
    • Verilog twins: case, casez, casex. Which Should I Use?
    • SystemVerilog Arrays, Flexible and Synthesizable
    • SystemVerilog Struct and Union - for Designers too
    © 2026 Verilog Pro • Built with GeneratePress