{"id":137,"date":"2015-09-22T03:52:48","date_gmt":"2015-09-22T10:52:48","guid":{"rendered":"http:\/\/www.verilogpro.com\/?page_id=137"},"modified":"2022-09-29T00:13:47","modified_gmt":"2022-09-29T07:13:47","slug":"all-posts","status":"publish","type":"page","link":"https:\/\/www.verilogpro.com\/all-posts\/","title":{"rendered":"All Posts"},"content":{"rendered":"<p>A listing of all posts by category.<\/p>\n<h2>Verilog<\/h2>\n<ul class=\"display-posts-listing\"><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/verilog-module-for-design-and-testbench\/\">Verilog Module for Design and Testbench<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/verilog-always-block\/\">Verilog Always Block for RTL Modeling<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/verilog-generate-configurable-rtl\/\">Verilog Generate Configurable RTL Designs<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/verilog-arrays-plain-simple\/\">Verilog Arrays Plain and Simple<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/verilog-reg-verilog-wire-systemverilog-logic\/\">Verilog reg, Verilog wire, SystemVerilog logic. What&#8217;s the difference?<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/verilog-case-casez-casex\/\">Verilog twins: case, casez, casex. Which Should I Use?<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/x-propagation-with-vcs-xprop\/\">SystemVerilog and Verilog X Optimism &#8211; Hardware-like X Propagation with Xprop<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/systemverilog-verilog-x-optimism-pessimism\/\">SystemVerilog and Verilog X Optimism &#8211; What About X Pessimism?<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/systemverilog-verilog-x-optimism\/\">SystemVerilog and Verilog X Optimism &#8211; You May Not Be Simulating What You Think<\/a><\/li><\/ul>\n<h2>SystemVerilog<\/h2>\n<ul class=\"display-posts-listing\"><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/systemverilog-arrays-synthesizable\/\">SystemVerilog Arrays, Flexible and Synthesizable<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/verilog-reg-verilog-wire-systemverilog-logic\/\">Verilog reg, Verilog wire, SystemVerilog logic. What&#8217;s the difference?<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/systemverilog-structures-unions-design\/\">SystemVerilog Struct and Union &#8211; for Designers too<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/asynchronous-fifo-design\/\">Dual-Clock Asynchronous FIFO in SystemVerilog<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/systemverilog-one-hot-state-machine\/\">One-hot State Machine in SystemVerilog &#8211; Reverse Case Statement<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/systemverilog-always_comb-always_ff\/\">SystemVerilog always_comb, always_ff. New and Improved.<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/systemverilog-unique-priority\/\">SystemVerilog Unique And Priority &#8211; How Do I Use Them?<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/x-propagation-with-vcs-xprop\/\">SystemVerilog and Verilog X Optimism &#8211; Hardware-like X Propagation with Xprop<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/systemverilog-verilog-x-optimism-pessimism\/\">SystemVerilog and Verilog X Optimism &#8211; What About X Pessimism?<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/systemverilog-verilog-x-optimism\/\">SystemVerilog and Verilog X Optimism &#8211; You May Not Be Simulating What You Think<\/a><\/li><\/ul>\n<h2>Design<\/h2>\n<ul class=\"display-posts-listing\"><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/verilog-module-for-design-and-testbench\/\">Verilog Module for Design and Testbench<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/verilog-always-block\/\">Verilog Always Block for RTL Modeling<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/verilog-generate-configurable-rtl\/\">Verilog Generate Configurable RTL Designs<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/systemverilog-structures-unions-design\/\">SystemVerilog Struct and Union &#8211; for Designers too<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/clock-domain-crossing-design-part-3\/\">Clock Domain Crossing Design &#8211; Part 3<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/clock-domain-crossing-part-2\/\">Clock Domain Crossing Design &#8211; Part 2<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/clock-domain-crossing-part-1\/\">Clock Domain Crossing Design &#8211; 3 Part Series<\/a><\/li><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/asynchronous-fifo-design\/\">Dual-Clock Asynchronous FIFO in SystemVerilog<\/a><\/li><\/ul>\n<h2>Semiconductor Industry<\/h2>\n<ul class=\"display-posts-listing\"><li class=\"listing-item\"><a class=\"title\" href=\"https:\/\/www.verilogpro.com\/how-chiplets-assemble-into-the-most-advanced-socs\/\">How Chiplets Assemble Into the Most Advanced SoCs<\/a><\/li><\/ul>\n","protected":false},"excerpt":{"rendered":"<p>A listing of all posts by category. Verilog SystemVerilog Design Semiconductor Industry<\/p>\n","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":{"_monsterinsights_skip_tracking":false,"_monsterinsights_sitenote_active":false,"_monsterinsights_sitenote_note":"","_monsterinsights_sitenote_category":0,"jetpack_post_was_ever_published":false,"footnotes":""},"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v22.6 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>All Posts - Verilog Pro<\/title>\n<meta name=\"description\" content=\"Listing of all posts in the Archive\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.verilogpro.com\/all-posts\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"All Posts - Verilog Pro\" \/>\n<meta property=\"og:description\" content=\"Listing of all posts in the Archive\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.verilogpro.com\/all-posts\/\" \/>\n<meta property=\"og:site_name\" content=\"Verilog Pro\" \/>\n<meta property=\"article:modified_time\" content=\"2022-09-29T07:13:47+00:00\" \/>\n<meta property=\"og:image\" content=\"http:\/\/www.verilogpro.com\/wp-content\/uploads\/2015\/09\/VLSIDesign-thumbnail.png\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:site\" content=\"@jasonkky\" \/>\n<meta name=\"twitter:label1\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data1\" content=\"1 minute\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.verilogpro.com\/all-posts\/\",\"url\":\"https:\/\/www.verilogpro.com\/all-posts\/\",\"name\":\"All Posts - Verilog Pro\",\"isPartOf\":{\"@id\":\"https:\/\/www.verilogpro.com\/#website\"},\"datePublished\":\"2015-09-22T10:52:48+00:00\",\"dateModified\":\"2022-09-29T07:13:47+00:00\",\"description\":\"Listing of all posts in the Archive\",\"breadcrumb\":{\"@id\":\"https:\/\/www.verilogpro.com\/all-posts\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.verilogpro.com\/all-posts\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.verilogpro.com\/all-posts\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.verilogpro.com\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"All Posts\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.verilogpro.com\/#website\",\"url\":\"https:\/\/www.verilogpro.com\/\",\"name\":\"Verilog Pro\",\"description\":\"Verilog and Systemverilog Resources for Design and Verification\",\"publisher\":{\"@id\":\"https:\/\/www.verilogpro.com\/#\/schema\/person\/b1a5fb728f2c8b49eae25c635bdac5af\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.verilogpro.com\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"},{\"@type\":[\"Person\",\"Organization\"],\"@id\":\"https:\/\/www.verilogpro.com\/#\/schema\/person\/b1a5fb728f2c8b49eae25c635bdac5af\",\"name\":\"Jason Yu\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/www.verilogpro.com\/#\/schema\/person\/image\/\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/a40eb502eb5e595b80498d3126bb55b5?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/a40eb502eb5e595b80498d3126bb55b5?s=96&d=mm&r=g\",\"caption\":\"Jason Yu\"},\"logo\":{\"@id\":\"https:\/\/www.verilogpro.com\/#\/schema\/person\/image\/\"},\"description\":\"Jason has 14 years' experience in the semiconductor industry, designing and verifying Solid State Drive controller SoC. His areas of work include microarchitecture and RTL design, dynamic and formal verification using UVM and Cadence JasperGold, and full-chip low power verification with UPF. Thoughts and opinions expressed in articles are personal and do not reflect that of Intel Corporation in any way.\",\"sameAs\":[\"http:\/\/www.verilogpro.com\",\"https:\/\/ca.linkedin.com\/in\/jasonkky\",\"https:\/\/x.com\/jasonkky\"]}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"All Posts - Verilog Pro","description":"Listing of all posts in the Archive","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.verilogpro.com\/all-posts\/","og_locale":"en_US","og_type":"article","og_title":"All Posts - Verilog Pro","og_description":"Listing of all posts in the Archive","og_url":"https:\/\/www.verilogpro.com\/all-posts\/","og_site_name":"Verilog Pro","article_modified_time":"2022-09-29T07:13:47+00:00","og_image":[{"url":"http:\/\/www.verilogpro.com\/wp-content\/uploads\/2015\/09\/VLSIDesign-thumbnail.png"}],"twitter_card":"summary_large_image","twitter_site":"@jasonkky","twitter_misc":{"Est. reading time":"1 minute"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/www.verilogpro.com\/all-posts\/","url":"https:\/\/www.verilogpro.com\/all-posts\/","name":"All Posts - Verilog Pro","isPartOf":{"@id":"https:\/\/www.verilogpro.com\/#website"},"datePublished":"2015-09-22T10:52:48+00:00","dateModified":"2022-09-29T07:13:47+00:00","description":"Listing of all posts in the Archive","breadcrumb":{"@id":"https:\/\/www.verilogpro.com\/all-posts\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.verilogpro.com\/all-posts\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/www.verilogpro.com\/all-posts\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.verilogpro.com\/"},{"@type":"ListItem","position":2,"name":"All Posts"}]},{"@type":"WebSite","@id":"https:\/\/www.verilogpro.com\/#website","url":"https:\/\/www.verilogpro.com\/","name":"Verilog Pro","description":"Verilog and Systemverilog Resources for Design and Verification","publisher":{"@id":"https:\/\/www.verilogpro.com\/#\/schema\/person\/b1a5fb728f2c8b49eae25c635bdac5af"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.verilogpro.com\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"},{"@type":["Person","Organization"],"@id":"https:\/\/www.verilogpro.com\/#\/schema\/person\/b1a5fb728f2c8b49eae25c635bdac5af","name":"Jason Yu","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.verilogpro.com\/#\/schema\/person\/image\/","url":"https:\/\/secure.gravatar.com\/avatar\/a40eb502eb5e595b80498d3126bb55b5?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/a40eb502eb5e595b80498d3126bb55b5?s=96&d=mm&r=g","caption":"Jason Yu"},"logo":{"@id":"https:\/\/www.verilogpro.com\/#\/schema\/person\/image\/"},"description":"Jason has 14 years' experience in the semiconductor industry, designing and verifying Solid State Drive controller SoC. His areas of work include microarchitecture and RTL design, dynamic and formal verification using UVM and Cadence JasperGold, and full-chip low power verification with UPF. Thoughts and opinions expressed in articles are personal and do not reflect that of Intel Corporation in any way.","sameAs":["http:\/\/www.verilogpro.com","https:\/\/ca.linkedin.com\/in\/jasonkky","https:\/\/x.com\/jasonkky"]}]}},"jetpack_sharing_enabled":true,"jetpack_shortlink":"https:\/\/wp.me\/P6Du8T-2d","jetpack-related-posts":[],"_links":{"self":[{"href":"https:\/\/www.verilogpro.com\/wp-json\/wp\/v2\/pages\/137"}],"collection":[{"href":"https:\/\/www.verilogpro.com\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/www.verilogpro.com\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/www.verilogpro.com\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/www.verilogpro.com\/wp-json\/wp\/v2\/comments?post=137"}],"version-history":[{"count":5,"href":"https:\/\/www.verilogpro.com\/wp-json\/wp\/v2\/pages\/137\/revisions"}],"predecessor-version":[{"id":873,"href":"https:\/\/www.verilogpro.com\/wp-json\/wp\/v2\/pages\/137\/revisions\/873"}],"wp:attachment":[{"href":"https:\/\/www.verilogpro.com\/wp-json\/wp\/v2\/media?parent=137"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}